收藏本站
NCP1650
in the introduction to this analysis, this is not analyzed
separately.
The equation for the gain is good for frequencies below
the pole. There is a single pole due to the output filter. Since
the NCP1650 is a current mode converter, the inductor is not
part of the output pole as can be seen in that equation.
Plot the sum of these three values. Figure 43 shows a gain
of 35.5 dB until the pole of the output filter is reached at
0.3 Hz. After that, the gain is reduced at a rate of
20 dB/decade.
40
Calculating the Loop Gain
At this point in the design process, all of the parameters
involved in this calculation have been determined with the
exception of the pole--zero pair on the output of the voltage
error amplifier.
All equations give gains in absolute numbers. It is
necessary to convert these to the decibel format using the
following formula:
30
20
10
0
--10
--20
LOOP GAIN
WITHOUT
ERROR AMP
A =
= .0099
A(dB) = 20 Log10 (A)
For example, the voltage divider would be:
5.6 k
560 k + 5.6 k
--30
--40
0.01
0.1
1 10
FREQUENCY (Hz)
100
1000
C =
= 85 m F
A(dB) = 20 Log10 .0099 = ? 40 dB
The gain of the loop will vary as the input voltage changes.
It is recommended that the compensation for the voltage
error amplifier be calculated under high line, full load
conditions. This should be the greatest bandwidth that the
unit will see.
By necessity, the unity gain (OdB) loop bandwidth for a
PFC unit, must be less than the line frequency. If the
bandwidth approaches or exceeds the line frequency, the
voltage error amplifier signal will have frequency
components in its output that are greater than the line
frequency. These components will cause distortion in the
output of the reference amplifier, which is used to shape the
current waveform. This in turn will cause distortion in the
current and reduce the power factor.
Typically the maximum bandwidth for a 60 Hz PFC
converter is 10 Hz, and slightly less for a 50 Hz system. This
can be adjusted to meet the particular requirements of a
system. The unity gain bandwidth is determined by the
frequency at which the loop gain passes through the 0 dB
level.
Figure 43. Open Loop Gain Less Error Amp
A typical error amplifier bode plot is shown in Figure 44.
The zero is used to offset the pole of the output filter. The
output filter pole will typically be lower than the unity gain
loop bandwidth, so the zero will be necessary.
This plot shows a forward gain of 7.0 dB at 10 Hz. To
compensate for this the error amplifier should have a gain of
–7.0 dB (0.45) at 10 Hz, and a zero at 0.4 Hz. The gain at
10 Hz is determined by the resistor since it is well past the
zero. The resistor can be calculated by the equation:
R7 = Av ∕ Gm = .45 ∕ .0001 = 4.5 k Ω
4.7 kW is the closest standard value. Using this, the
capacitor can be calculated based on the zero frequency of
0.4 Hz. This would give a value for C 7 of:
1
2 ? π ? 4.7 k ? 0.4 Hz
Using these values (4.7 k Ω and 86 m F), the open loop gain
plot would be:
80
For stability purposes, the gain should pass through 0 dB
with a slope of –20 dB/decade for approximately one decade
on either side of the unity gain frequency. This assures a
phase margin of greater than 45 ? .
The gain can be calculated graphically using the equations
of Figure 43 as follows:
Divider: Calculate V’/Vo in dB, this value is constant so
it will not change with frequency.
Reference Signal: Calculate V ref /V e/a using the peak level
of the AC input signal at high line that will be seen on pin 5.
Convert this to dB. This is also a constant value.
60
40
20
0
--20
VOLTAGE
LOOP BODE
PLOT
Modulator and Output Stage: Calculate the gain in dB for
DVo/DVref. Calculate the pole frequency. The gain will be
constant for all frequencies less than f p . Starting at the pole
frequency, this gain will drop off at a rate of 20 dB/decade.
--40
0.01 0.1 1 10 100
FREQUENCY (Hz)
Figure 44. Open Loop Gain of Voltage Loop
1000
http://onsemi.com
28
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
NCP1652L48VGEVB BOARD EVAL 100W 48V NCP1652 PFC
NCP1653EVB BOARD EVAL FOR NCP1653
NCP2993FCT2GEVB BOARD EVAL NCP2993 AUDIO PWR AMP
NCP345SNT1G IC DETECTOR OVER VOLTAGE 5TSOP
NCP346SN2T1G IC DETECTOR OVER VOLTAGE 5TSOP
NCP347MTAITBG IC OVERVOLTAGE PROT CTRLR 10WDFN
NCP348AEMUTBG IC MOSFET DRIVER DUAL 12V 10LLGA
NCP360MUTXG IC CTLR USB POS OVP FET 6-UDFN
相关代理商/技术参数
NCP1651DR2 功能描述:功率因数校正 IC Single Stage PFC RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1651DR2G 功能描述:功率因数校正 IC Single Stage PFC RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1652ADR2G 功能描述:功率因数校正 IC ANA PFC CONTROLLER RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1652DR2G 功能描述:功率因数校正 IC ANA PFC CONTROLLER RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1652DWR2G 功能描述:功率因数校正 IC ANA PFC CONTROLLER RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1652L48VGEVB 功能描述:电源管理IC开发工具 100W PFC 48V FIXED VOLTAGE RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
NCP1653ADR2 功能描述:功率因数校正 IC Fixed Frequency RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel
NCP1653ADR2G 功能描述:功率因数校正 IC Fixed Frequency Current Mode PFC RoHS:否 制造商:Fairchild Semiconductor 开关频率:300 KHz 最大功率耗散: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel